Formal verification is the process of proving a digital logic design’s accuracy by checking whether it mathematically follows specific requirements (or classical properties). Its basic philosophy is ...

In this article, this publication describes a method based on optimization and on formal verification for the design of safety-critical systems that are defined by Boolean algebra.