In this paper, we propose a novel approach for accelerating the simulation of 4-value logic timing-aware gate-level circuits through waveform-based GPU parallelism.

The Clocked SR (Set-Reset) Flip-Flop or Clocked RS Flip-Flop is an upgraded version of the SR or RS latch, which adds clock ...